

Atsushi Kawasumi – U.S. Serial No. 10/760,474**REMARKS**

The Office Action of May 19, 2004, has been carefully reviewed and these remarks are responsive thereto. Reconsideration and allowance of the instant application are respectfully requested.

Claims 22 and 23 remain in this application.

Claim 23 has been amended.

Claim 24 has been added.

No new matter has been entered.

Objection to the Drawings

The drawings stand objected to. Filed under separate cover are new formal drawings that comport with the changes made in the parent application, US Serial No. 10/052,779. In particular, Figure 6 has been amended as suggested by the Examiner. A copy of new Figure 6 is attached hereto.

Rejection of Claims 22 and 23

Claims 22 and 23 stand rejected under 35 USC 112, second paragraph. Applicant traverses the rejection.

As to the rejection of claims 22 and 23 for the lacking connection between the subtractors and the gate and drain of the first PMOS transistors, Applicant submits this rejection is misplaced. There is no connection between the subtractors and the gate and drain of the first PMOS transistor.

The Examiner may be looking at Figures 4 and 6 where a diode connection exists on transistors. Applicant refers to Figures 16 and 18 respectively. As shown in Figures 16 and 18, there is no diode connection between a subtracted output of a subtractor and the first PMOS transistor 216_o. Rather, only voltage Vg1 is applied to it. The subtractors are connected to the remainder of the PMOS transistors as shown by the subtracted input to 216₁₋₃. Accordingly, as there is no connection between the subtractors and the first PMOS transistor, Applicant submits that claim 22 is clear as written.

Atsushi Kawasumi – U.S. Serial No. 10/760,474


As to claim 23, the same position applies. Here, the relevant figure includes figure 18. With respect to the agreement of the voltage circuit, Applicant has specifically indicated in claim 23 that the voltage circuit is the same voltage circuit.

Applicant has added new claim 24 that addresses claim 23 but with a second voltage circuit.

Applicant submits the application is in condition for allowance. If the Examiner has any questions, he is invited to contact the undersigned.

Respectfully Submitted,

By:


Joseph M. Potenza
Registration No. 28,175

BANNER & WITCOFF, LTD.
1001 G Street, N.W., 11th Floor
Washington, D.C. 20001
(202) 824-3000

Dated: September 20, 2004

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.